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Abstract
DC-DC switching converters which are frequently treated as hybrid dynamical sys-
tems exhibit complex behavior due to nonlinear and interrupt characteristics. For syn-
chronous buck-converters, we propose a method to control chaotic behavior by pulse-
frequency modulation. An input voltage, a duty ratio of PWMs, and so on, affect to
the regulation characteristics of converters directly, but a frequency of PWMs is deter-
mined by the frequency characteristics of the converter and is set as a fixed value. The
proposed chaos-control method suppresses chaotic responses by slightly perturbing
the pulse frequency alone, therefore our method can stabilize unstable periodic orbits
without influence on the voltage regulation scheme. To simplify the feedback con-
troller, the condition of dimension reduction for the controlling gain vector is derived.
The proposed controller acheves the stabilization without a current sensor. Numerical
simulation and circuit implementation demonstrate the validity of this method.
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1. Introduction
Electrical circuits with switches are frequently treated as hybrid dynamical systems
[1, 2]. They occur in many engineering fields [3, 4]. Hybrid dynamical systems have
some deterministic flows and flip these flows in a non-smooth manner with discrete
events. This nonlinearity causes rich complex behavior such as bifurcation phenomena
and chaotic attractors [3]. Saito et al. have found chaotic attractors in one-dimensional
piecewise linear systems [5, 6, 7], and they have validated the presence of bifurcation
phenomena and chaotic attractors with explicit solutions.
High-power circuits can inevitably be treated mathematically as hybrid systems
since the electrical switches, relays, and MOS-FETs may cause non-smooth and in-
terruptive characteristics determined by discrete events [8, 9]. DC-DC converters are
practically used as DC voltage converters, in fact, such switching converters are also
categorized as hybrid systems, and their bifurcations and chaotic attractors have been
analyzed thoroughly [10, 11]. Waveforms of these circuits looks noisy [12], indeed,
they show pseudo-random and continuous-spectrum characteristics. From the view-
point of converter performance, the noise-like responses increase ripple voltages and
electromagnetic interference.
While, controlling chaos is an effective method to suppress the chaotic responses
[13, 14]. In recent studies, various control schemes have been proposed [15, 16, 17, 18].
These authors achieved ripple reduction by stabilizing previously unstable periodic or-
bits (UPOs). Yan-Li et al. proposed a control method for buck converters that varies the
source voltage [19]. The frequency domain information is applied for the controlling
chaos for boost converters by Rodrı́guez et al.[20], and suppressing chaotic behavior is
successfully achieved. In the stability analysis utilizing Monodromy matrices [21], it
suggests that an interrupt characteristic is important for the circuit behavior. Poddar et
al. [22] proposed the controlling chaos method utilizing the switching characteristics of
a buck converter circuit, and we also proposed the method that varies switching thresh-
old values as reference voltages [16]. As these studies, the stabilization schemes using
switching characteristics for converter circuits have achieved good controlling perfor-
mance, but they require the load current value, which is difficult to measure precisely
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for the state-feedback, and treated only simple circuit models, indeed, an inductor is
often omitted in a mathematical model. Additionally, circuit configurations includ-
ing input and output voltages, loads, and reference values are not easy to be changed
dynamically because they are determined by the converter specifications and usage.
On the other hand, a pulse width modulation (PWM) input is often used to drive
the converter circuit. Its duty ratio depends on requested values and the output voltage,
whereas the optimum period of the pulse is determined by the frequency characteristics
of a converter. An output voltage controller for a DC-DC converter adjusts the duty
ratio to deal environmental, source voltage, and requested output voltage changes. In
contrast, the frequency is usually considered as a fixed value, while it composes a
PWM generator; we mean that it is independent on the converter circuits, so it is easy
to adjust by other controllers. The chaos control with small-signal inputs has also been
proposed [23, 24, 25], and Kikuchi et al. proposed a frequency modulation method
that offers the possibility of controlling chaos in practical systems for a semiconductor
laser [26]. On the viewpoint of a DC-DC converter, the controller with pulse frequency
modulation can suppress chaotic phenomena with the small frequency perturbation of
PWMs. For all of these reasons, a frequency modulation for the controlling chaos will
be available in combination with an output voltage controller, and it can reduce ripple
voltages without influence for the performance of the voltage conversion.
In a previous study, we proposed chaos control in a buck converter with PWM [27].
However, target circuit is an identical model that omits an inductor and operates un-
der light-loads. In this paper, we expand our method for an actual circuit model and
propose a simplification of the controller. We report our attempt to suppress chaotic
phenomena in a synchronous buck-converter circuit through pulse width (frequency)
modulation of a clock. The frequency of the PWM is perturbed based on feedback
control. The controlling gain was designed with a pole-assignment method [28], and
the stability of circuits with the proposed controller can be proved accordingly. To
achieve the voltage feedback controller without current measurements, we employ the
condition for poles on which controlling gain vectors degenerate. Whereas, it is unclear
the relationship between responsiveness and robustness and the controller designed by
a pole-assignment method, but this problem will avoid by using optimal control the-
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ory. First, we explain the circuit model and the design procedure for the feedback gain.
Next, we demonstrate the performance of the proposed method with numerical simula-
tions, and the simulated results reveal the robustness of the proposed method. Finally,
to confirm feasibility of the method and applicability to real circuits, a prototype con-
troller is configured for a sample buck-converter. We show its laboratory experiment
results.
2. Circuit model and analytic results
Let us consider the synchronous buck-converter circuit diagrammed in Fig. 1. Two
switches have zero resistance when ON and infinite resistance when OFF, without a
time delay. The switches are flipped according to a rule that depends on the output
voltage vo and the clock with the period time T . The PWM generator and the error
amplifier comprise a general voltage-mode controller. If we assume that v and i are





Figure 1: Synchronous buck-converter circuit with a voltage-mode controller.
dx
dt
= −βx + αy
dy
dt













































Note that the symbol e in Eq. (1) is the normalized voltage at point (i) in Fig 1 and
is set to ein or zero for the two switches. The voltage-mode controller supplies vsignal.
The reference voltage Eref determines the output voltage. The error amplifier compares
the output voltage with Eref , and provides the duty ratio to the PWM generator. The
two switches M1 and M2 are driven exclusively by the gate driver. M1 switches ON
once in every period T driven by clock pulses, after which the input supply Ein flows
to the load. When the output voltage vo is larger than the reference voltage Eref , M2
is switched ON, and the voltage supply is cut off. In terms of the capacitance C and
its series resistance rC , the output voltage can be described as vo = v + rcCdv/dt.
Consequently, the switching rules are as follows:
• if the time t = nρ then e = ein,













Following Eq. (1), the dynamical system is composed of linear ordinary differential
equations, but the parameter e changes discontinuously depending on states and the
time. The interruptive event is strongly nonlinear. The buck converter expresses various
phenomena depending on resistor loads and frequencies of the PWM signals. The
chaotic attractor is shown in Fig. 2 (a). This plot confirms that the ripple in the state
x is about 0.5V. Figures 2 (b) and (c) are 1-period and 2-period UPOs embedded into
the chaotic attractor, respectively. Their ripple voltages are smaller than the chaotic
attractor. Therefore, the ripple voltages will be decreased if the UPOs are stabilized by
appropriate control inputs.
We obtain the bifurcation diagram in Fig. 3 by solving the fixed-point problem




























(b) Unstable 1-periodic orbit (c) Unstable 2-periodic orbit
Figure 2: Chaotic attractor and unstable periodic orbits. The ripples of capacitor voltages and inductor
currents on UPOs are obviously smaller than the chaotic attractor. (α = 0.995, β = 0.1, γ = 0.7281,
ein = 5.372, ρ = 1.2, a = −0.2238 and b = 0.517).
labeled PD and BC are the period doubling and border-collision bifurcations, respec-
tively. Note that, the index number of each symbol indicates the period, and dashed
lines are bifurcation parameter sets for UPOs. Chaotic attractors appear inside of PD1
and PD2, and two types of attractors occur. In the 3-period region, 3-periodic and
chaotic attractors coexist, and The 1-periodic and 2-periodic attractors are coexist in













Figure 3: Bifurcation structures of the buck converter. The horizontal and vertical axes are related to the
frequency of the PWM and the load resistor, respectively. The symbols BC and PD are border-collision and
period doubling bifurcations. Their index numbers show the period.
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3. Control method: pulse-frequency modulation to stabilize UPOs
We propose the following control scheme to stabilize UPOs with appropriate feed-
back. The pole-assignment method helped us design the appropriate feedback gain.
Let us consider the following discrete-time dynamical system:
xk+1 = F(xk, λ), x ∈ Rn, λ ∈ R. (5)
If x∗ = Fm(x∗, λ) is satisfied then the initial state x∗ is called the m-period point.
Assuming a control input uk = G(x∗ − xk) for the parameter, the system is described
as xk+1 = F(xk, λ + G(xk − x∗)), where G ∈ Rn is the controlling gain. Thus, the
characteristic equation for small perturbations around x∗ is shown as follows:





∈ Rn×n, B = ∂F
∂λ
∈ Rn, (7)
and I is the unity matrix. Generally, the derivation of a Poincaré map and its derivatives
is difficult because hybrid dynamical systems have discontinuous or non-smooth char-
acteristics. However, a computation process using local maps and their compositions
has already been proposed [30], and these maps can be computed numerically. Next,
we consider the 2-dimensional dynamical equations, so we obtain
χ(µ) = µ2 − pµ + q = 0, (8)
where p and q are the control parameters that indicate the pole of multipliers µi. If the
system behaves as the objective periodic solution x∗, then the condition of its stability
is expressed as |µi| < 1. Thus the modulus of µi is less than unity if p and q are placed
in a triangle such that:
q < 1, q − p + 1 > 0, q + p + 1 > 0. (9)
In an electrical circuit with inductors, the behavior of electrical currents is included
in the state variables. This condition raises a problem for state-feedback control since
current measurement requires a shunt resistor or an expensive current probe. Therefore,
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let us consider the option of dimension reduction to the controlling gain vector G to
eliminate y from the definition of control inputs u(k). In the variable transformations in
Eq. (3), the state variables x and y correspond to the voltage and current, respectively.
Thus, we derive the p-q condition of g1 = 0. From this assumption, the variational
equation can be described as follows:
µ2 − (a0 + a3 + b0g0)µ − (a1 + b1g0)a2 = 0, (10)
where
A =
 a0 a2a1 a3
 , B =
 b0b1




a0 + a3 + b0g0 = p, (12)
−(a1 + b1g0)a2 = q. (13)




(p − a0 − a3). (14)




p − a1a2 + a2
b1
b0
(a0 + a3). (15)
As a result, Eqs. (9) and (15) are conditional equations driving the objective trajectories
to stability, and g1 is zero. Figure 4 plots the stabilizable p-q regions. Hence, by setting
the control parameter on the line ℓ, the objective trajectories can be stabilized with only
information limited expressed with the variable x.
In the target circuit model, various controlling schemes are proposed. Kousaka et
al., for example, have used the source voltage E, and we have also proposed a control
scheme with the threshold value Eref . On the other hand, the frequency f of the clock
pulse input is also adjustable, if we implement voltage-controlled oscillators. The duty
ratio of the clock influences the output voltage directory, but its period is of little rel-




Figure 4: Sketch of stability in the p-q plane. The line ℓ is drawn by Eq. (15). One can obtain the controlling
gain with g1 = 0 by setting p and q on this line.
and could be an efficient control parameter. Next, we explain specific control schemes
that perturb the period.
Figure 5 shows the voltage waveform for the pulse-frequency modulation (PFM)
control method, where T is the period of the clock pulse. This trajectory means the
capacitor voltage is equivalent to the output voltage. At first, the switch M1 is in the
ON state and the capacitor is charged up by the input source E. When v reaches the
reference voltage Eref , the signal turns the switches to the OFF state. The clock pulse
can reset the behavior of the circuit. If the pulse is added at OFF state, the signal
returns to the ON state. Repeating these two phases, the buck converter can regulate
input voltages to required output voltages. Our proposed method perturbs the period
T of the clock signal. Figure 5 confirms that the point vk+1 shifts to a lower value by
the extension of the pulse width T + u(k); thus the system state vk can be controlled
by adjusting the pulse width. This is one kind of PFM. Hence, the proposed method
can stabilize UPOs without an influence on the voltage regulation scheme, based on
voltage-mode control.
0
Figure 5: Frequency modulation of a clock pulse for the controlling chaos.
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4. Numerical simulation results
From the control parameters in Eqs. (9) and (15), the range of p can be derived.
The ranges of the 1-period and 2-period UPOs are (−1.07, 1.17) and (−1.048, 1.141),
respectively. In this case, the controlling gain g0 which corresponds to p can be derived
by Eq. (14). They are listed in Table 1.
Table 1: Replaced poles and controlling gains (g1 = 0).
1-period UPO
−1.326 < p < 0.9864, −0.0136 < q < 0.326
−12.37 < g0 < −2.282
2-period UPO
−1.099 < p < 1.089, 0.08917 < q < 0.09886
−2.914 < g0 < −0.08874
Figure 6 shows the control results. The waveforms represent the capacitor volt-
age x and the inductor current y. The 3rd figure for each result is a controlling signal
u(t). Figure 6 (a) confirms that the capacitor voltage exceeds the specified amount at
the beginning. However, this voltage returns to the objective value eref as the control
input value u(t) decreases. Finally, the voltage converged to a 1-period orbit with small
ripples. Figure 6 (b) shows that the system also converged to an objective 2-period at-
tractor, and the control signal goes to zero. These results demonstrate that the proposed
method can control the system with clock pulse modulation and can stabilize objective
UPOs with a finite control input. Figure 7 shows the response of each result over a
long period of time. Note that the frequency modulation for the stabilization of UPOs
stops at t = 600 and after that the model is driven only by the voltage-mode controller.
These results confirm that the behavior of the model returns to chaotic attractors after
the stabilization of UPOs ceases.
To investigate the robustness of the controller, basins of attraction were computed
as shown in Fig. 8. Each axis is the initial state x(0), and the strengths of colors indicate
the unsuccessful or the convergence time of the control scheme. This result confirms
that the model can converge to UPOs from nearly initial states in a time smaller than
50s. Thus the proposed method can stabilize UPOs not only from an initial configura-
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(x0, y0) = (0.4125, −0.1889), (p, q) = (0, 0.1313) and g0 = −8.068.
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(b) 2-period orbit
(x0, y0) = (0.2753, −0.3615), (p, q) = (0, 0.09399) and g0 = −1.507.
Figure 6: Control results for two UPOs. The waveforms converge to the target periodic orbits, and the control






















Figure 7: Long-time responses of the capacitor voltage. Note that the stabilization controlling is stop at
t = 600. The model shows chaotic attractors after stopping the stabilization of UPOs.
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Figure 8: Basins of attraction. The black regions are unsuccessful initial points. Gray colors indicate elapsed
times for convergence to UPOs. It is confirmed that all initial points can be controlled for objective UPOs.
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5. Circuit implementation
We implemented the synchronous buck converter and proposed control circuits for
laboratory experiments. Figure 9 shows the circuit diagram. A dead-time is included
into the gate driver circuit with an LTC4440. The dead-time is the period at which
two MOS-FETs turn off for preventing shoot-through current. Toshiba MOS-FET
2SK4017s are used for the switches. The load is regarded as a constant resistor, and E
as an ideal voltage source.
The lower circuit in Fig. 9 is the control module of the converter. The controller is
based on voltage-mode control. It is driven by the clock pulse input Epulse that is gener-
ated by the microcomputer LPC4088. The LPC4088 has an analog-to-digital converter
and can monitor the output voltage va and the inductor current i. The frequency of
Epulse is modulated depending on these values. Table 2 lists the specifications of the
Figure 9: Circuit diagram of the converter and control part.
buck converter.
Figure 10 shows our experimental results. Channels 1 and 2 are clock pulses and
output capacitor voltages, respectively. Especially, Fig 10 (c) is the time waveform of
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Table 2: Specifications of the synchronous buck converter.
Source voltage Ein 12V
Reference voltage Eref 1.1V
Inductor L 395.8µH
Series resistor of inductor rL 1.129Ω
Output capacitor C 79.32µF
Series resistor of capacitor rC 0.7924Ω
Load resistor R 100Ω
Switching frequency F 4.4kHz
capacitor voltages over a long period. Note that, in the first half of this plot, the circuit
was controlled by the prototype controller. In the center of the figure, the control
scheme changes to voltage-mode control without PFM.
The objective circuit behaves as a chaotic attractor without the stabilizing con-
troller. In this case, the output ripple voltage fluctuates aperiodically. On the other
hand, our controller can stabilize the 3-period attractor embedded into the chaotic
behavior. Figure 10 (b) confirms that the capacitor voltage takes the 3-period wave-
form. Note that, in these two figures, the frequencies are equal, and they are close to
4.38kHz. Thus, our controller can stabilize UPOs but does not influence the original
pulse frequency f . This circuit stabilizes the objective trajectory with small perturba-
tions. Therefore, if the control input is removed, the circuit can no longer preserve its
trajectory (see Fig. 10 (c)).
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Figure 10: Laboratory experiments. The converter without the proposed controller shows the chaotic attrac-




In this paper, we have proposed a chaos-control scheme with PFM for synchronous
buck converters, and we demonstrated its efficacy numerically and experimentally.
In switching converters, the frequency of PWM signals influences the circuit’s be-
havior; so frequency modulation can control the circuit state. First, we described a
normalized mathematical model and switching rules for the MOS-FET components.
The switching threshold values were varied depending on the capacitor voltages and
the inductor currents with their series resistors. Hence, the switching rule is described
as the linear limit set x > ay+b. Next, we considered the pole-assignment method with
limitations. To simplify the feedback controller, we derived the condition of dimension
reduction for the controlling gain vector. As a result, the proposed method can control
the circuit with only information about the output voltage values. Finally, we demon-
strated the proposed controller for synchronous buck converters. The proposed method
can stabilize objective UPOs without influencing the operative value Eref . From ex-
perimental results and the basins of attraction they demonstrated, the effectiveness and
robustness of our proposed method is demonstrated, since the state variables x and y of
the circuit converge to UPOs from nearly all initial states.
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